Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	312	(712/209).CCLS.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/09/06 08:03
S1	299	(712/209).CCLS.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/02/22 07:50



Web Images Groups News Froogle Local more » Advanced Search THUMB instruction format + 1999 Search

Web

Results 1 - 10 of about 32,500 for ARM THUMB instruction format + 1999. (0.20 seconds)

Preferences

### ARM ASSEMBLER PROGRAMMING; tutorial, resources, and examples

Please note, however, that the 'Thumb' instruction set is not (yet) described. ... Instruction Quick Finder - lists all ARM instructions I'm aware of ... www.heyrick.co.uk/assembler/ - 26k - Cached - Similar pages

### ACM: Digital Library: Communications of the ACM

In ARM state, 32-bit instructions are executed, and in Thumb state, ... The ARM ISA (instruction set architecture) supports a three-address format, ... portal.acm.org/ft\_gateway.cfm?id=859697&type=html - Similar pages

### Dynamic coalescing for 16-bit instructions

9 Jacobson, Q. and Smith, JE 1999. Instruction pre-processing in trace processors. ... Profile guided selection of arm and thumb instructions. ... portal.acm.org/citation.cfm?id=1053271.1053273 - Similar pages

### [PDF] Heads and Tails: A Variable-Length Instruction Format Supporting ...

File Format: PDF/Adobe Acrobat - View as HTML Existing variable-length instruction formats provide higher code ... The ARM Thumb [18] and MIPS16 [13] instruction sets provide ... www.cag.csail.mit.edu/scale/papers/hat-cases2001.pdf - Similar pages

### EETimes.com - Free 32-bit processor core hits the Net

Lampret said the initial goal had been to publish the core in 1999 and to port ... or 16-to-32-bit instruction format translation (used in ARM's Thumb and ... www.eetimes.com/story/OEG20000228S0007 - 65k - Cached - Similar pages

### [PDF] Dynamic Coalescing for 16-Bit Instructions

File Format: PDF/Adobe Acrobat - View as HTML and 16-bit Thumb instruction sets. The data in Figure 1 compares the ARM and ... for the lack of three address instruction format in Thumb. We introduce the ... www.cs.arizona.edu/people/gupta/ research/Publications/Comp/16tecs.pdf - Similar pages

### [PDF] Thumb Instruction Set Quick Reference Card

File Format: PDF/Adobe Acrobat - View as HTML Change to ARM. Encoded as two Thumb instructions. ... FPSCR format. Rounding. (Stride – 1)\*3. Vector length – 1 ... Oct 1999. CKS. Fourth Release ... www.arm.com/pdfs/QRC0001H\_rvct\_v2.1\_thumb.pdf - Similar pages

### Citations: MIPS16: High-density MIPS for the Embedded Market ...

The ARM Thumb [25] and MIPS16 [20] instruction sets provide alternate 16 bit ... from the short instruction format to the wider instruction format in the ... citeseer.ist.psu.edu/context/425491/0 - 35k - Cached - Similar pages

### <u>Citations: An Introduction to **Thumb** - Machines (ResearchIndex)</u>

ARM and MIPS are examples of such dual mode instruction sets. ... The Thumb instruction set is essentially a new instruction set which consists of a subset ... citeseer.ist.psu.edu/context/425487/0 - 16k - Cached - Similar pages

### [PDF] Thomas J

File Format: PDF/Adobe Acrobat - View as HTML instruction sequences that can be replaced profitably with better, sequences. ... commercial C compiler for ARM Ltd.'s ARM/Thumb family of ...

### Thumb<sup>®</sup> Instruction Set Quick Reference Card

ey to Tables			
oreglist>	A comma-separated list of Lo registers, enclosed in braces, ( and ).	<lose><lose< li=""></lose<></lose>	A comma-separated list of Lo registers, plus the LR, enclosed in braces, [ and ].
		<pre><loreglist+pc></loreglist+pc></pre>	A comma-separated list of Lo registers, plus the PC, enclosed in braces, ( and ).

All Thumb registers are Lo (R0-R7) except where specified. Hi registers are R8-R15.

Move Innmediate Lo to Lo Hi to Lo, 1. Copy Any Arithmetic Add Lo and Hi to L. innmed with ca value to form ac	Innnediate Lo to Lo Hi to Lo, Lo to Hi, Hi to Hi Copy Any to Any Add				
Hit Hit Add	, Lo to Hi, Hi to Hi ty to Any	MOV Rd, # <immed></immed>	2 Z	Rd := immed	Innnediate range 0-255.
Sub Neg Nu Neg Con	, Lo to Hi, Hi to Hi ly to Any	MOV Rd, Rm	* * Z Z	Rd := Rm	* Clears C and V flags.
Sub Neg Mul	ly to Any	MOV Rd, Rm		Rd := Rm	Not Lo to Lo. Flags not affected.
Sub Mul		6 CPY Rd, Rm		Rd := Rm	Any register to any register. Flags not affected.
Lo al Hi to imme with value form Subtract imme imme with value Negate Multiply		ADD Rd, Rn, # <immed></immed>	ZN	Rd := Rn + immed	Immediate range 0-7.
Hi to inum with value form Subtract inmu inmu with value Negate Multiply	Lo and Lo	ADD Rd, Rn, Rm		Rd := Rn + Rm	
with value form form Subtract immu immu with value Negate Multiply	Hi to Lo, Lo to Hi, Hi to Hi	ADD Rd, Rm		Rd := Rd + Rm	Not Lo to Lo. Flags not affected.
with value form Subtract immu immu with value Negate Multiply	immediate	ADD Rd, # <immed></immed>	NZCV	Rd := Rd + immed	Immediate range 0-255.
value form form Subtract immu immu with value Negate Multiply	with carry	ADC Rd, Rm	2 C	V Rd := Rd + Rm + C-bit	
form Subtract innut innut with value Negate Multiply	value to SP	ADD SP, # <immed></immed>		R13 := R13 + immed	Inunediate range 0-508 (word-aligned). Flags not affected.
Subtract immu immu with value Negate Multiply	form address from SP	ADD Rd, SP, # <immed></immed>	led>	Rd := R13 + inumed	Immediate range 0-1020 (word-aligned). Flags not affected.
Subtract imme imme with value Negate Multiply	form address from PC	ADD Rd, PC, # <immed></immed>	ed>	Rd := (R15 AND 0xFFFFFFC) + immed	Immediate range 0-1020 (word-aligned). Flags not affected
imme with value Negate Multiply Comparr		SUB Rd, Rn, Rm		Rd := Rn - Rm	
imme with value Negate Multiply Comparr	immediate 3	SUB Rd, Rn, # <immed></immed>	Z	Rd := Rn – immed	Innnediate range 0-7.
with value Negate Multiply Comparr	immediate 8	SUB Rd, # <immed></immed>		Rd := Rd – immed	Immediate range 0-255.
value Negate Multiply Compare	with carry	SBC Rd, Rm	NZCV	Rd := Rd - Rm - NOT C-bit	
Negate Multiply Compare	value from SP	SUB SP, # <immed></immed>		R13 := R13 – immed	Immediate range 0-508 (word-aligned). Flags not affected.
Multiply Compare		NEG Rd, Rm	NZCV	Rd := - Rm	
Compare		MUL Rd, Rm		Rd := Rm * Rd	* C and V flags unpredictable in §4T, unchanged in §5T and above
		CMP Rn, Rm	2	update CPSR flags on Rn - Rm	Can be Lo to Lo, Lo to Hi, Hi to Lo, or Hi to Hi.
negative	ive	CMN Rn, Rm	NZCV	update CPSR flags on Rn + Rm	
imme	immediate	CMP Rn, # <immed></immed>		update CPSR flags on Rn - immed	Immediate range 0.255.
	tion	NOP		None	Flags not affected.
Logical AND		AND Rd, Rm		Rd := Rd AND Rm	
Exclusive OR	: OR	EOR Rd, Rm	ZN	Rd := Rd EOR Rm	
OR		ORR Rd, Rm		Rd := Rd OR Rm	
Bit clear		BIC Rd, Rm		Rd := Rd AND NOT Rm	
Move NOT	TC .	MVN Rd, Rm		Rd := NOT Rm	
Test bits		TST Rn, Rm	Z N	update CPSR flags on Rn AND Rm	
Shift/rotate   Logical shift left	hift left	LSL Rd, Rm, # <shift></shift>	Z	Rd := Rm << shift	Allowed shifts 0-31. * C flag unaffected if shift is 0.
		LSL Rd, Rs	2	$Rd := Rd << R_S[7:0]$	* C flag unaffected if Rs[7:0] is 0.
Logical shift right	hift right	LSR Rd, Rm, # <shift></shift>	Z	Rd := Rm >> shift	Allowed shifts 1-32.
		LSR Rd, Rs	7	Rd := Rd >> Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.
Arithmet	Arithmetic shift right	ASR Rd, Rm, # <shift></shift>	z	Rd := Rm ASR shift	Allowed shifts 1-32.
		ASR Rd, Rs	7	Rd := Rd ASR Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.
	;ht	ROR Rd, Rs	N Z C*	Rd := Rd ROR Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.
Reverse Bytes in word	word	6 REV Rd, Rm		Rd[31:24] := Rm[7:0], Rd[23:16] := Rm[15:8], Rd[15:8] := Rm[23:16], Rd[7:0] := Rm[31:24]	
Bytes in l	Bytes in both halfwords	REV16 Rd, Rm		Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:24] := Rm[23:16], Rd[23:16] := Rm[31:24]	
Bytes in I	Bytes in low halfword,	REVSH Rd, Rm		$Rd\{15:8\} := Rm\{7:0\}, Rd\{7:0\} := Rm\{15:8\},$ $Rd\{31:16\} := Rm\{7\} * \& PEPE$	



# Vector Floating Point Instruction Set Quick Reference Card

Key to Tables {cond}	{cond}	See Table Condition Field	Fd, Fn, Fm Sd, Sn, Sm	Sd, Sn, Sm
	<s d=""></s>	S (single precision) or D (double precision).	(E)	E: raise ex
	<s d="" x=""></s>	As above, or X (unspecified precision).	{z}	Round tow
	VEDSVSTED	FPSCR or FPSID	, Webream	Δ σουυυυ

_	Fd, Fn, Fm	Sd, Sn, Sm (single precision), or Dd, Dn, Dm (double precision).
	(E)	E: raise exception on any NaN. Without E: raise exception only on signaling NaNs.
	{z}	Round towards zero. Overrides FPSCR rounding mode.
	<vfpregs></vfpregs>	A comma separated list of consecutive VFP registers, enclosed in braces ( f and ) ).

Operation		Assembler	Exceptions	Action	Notes
Vector arithmetic	Multiply	FMUL <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, UF, IX	n * Fm	
	and negate	FNMUL <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, UF, IX	Fd := - (Fn * Fm)	
	and accumulate	FMAC <s d="">{cond} Fd, Fn, Fm</s>	10, OF, UF, LX	Fd := Fd + (Fn * Fm)	
	negate and accumulate	FNMAC <s d="">{cond} Fd, Fn, Fm</s>	10, OF, UF, IX	Fd := Fd - (Fn * Fm)	Exceptions
	and subtract	FMSC <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, UF, IX	Fd := - Fd + (Fn * Fm)	IO Invalid operation
	negate and subtract	FNMSC <s d="">{cond} Fd, Fn, Fm</s>	10, OF, UF, LX	Fd := - Fd - (Fn * Fm)	OF Overflow
	Add	FADD <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, IX	Fd := Fn + Fm	UF Underflow
	Subtract	FSUB <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, IX	Fd := Fn - Fm	IX Inexact result
	Divide	FDIV <s d="">{cond} Fd, Fn, Fm</s>	10, DZ, OF, UF, IX	Fd := Fn / Fm	DZ Division by zero
	Copy	FCPY <s d="">{cond} Fd, Fm</s>		Fd := Fm	
	Absolute	FABS <s d="">{cond} Fd, Fm</s>		Fd := abs(Fm)	
	Negative	FNEG <s d="">{cond} Fd, Fm</s>		Fd := - Fm	
	Square root	FSQRT <s d="">{cond} Fd, Fm</s>	IO, IX	Fd := sqn(Fm)	
Scalar compare	Two values	FCMP{E} <s d="">{cond} Fd, Fm</s>	OI	Set FPSCR flags on Fd - Fm	Use FMSTAT to transfer flags.
	Value with zero	FCMP(E)Z <s d="">(cond) Fd</s>	0	Set FPSCR flags on Fd - 0	Use FMSTAT to transfer flags.
Scalar convert	Single to double	FCVTDS(cond) Dd, Sm	OI	Dd := convertStoD(Sm)	
	Double to single	FCVTSD{cond} Sd, Dm	10, OF, UF, IX	Sd := convertDtoS(Dm)	
	Unsigned integer to float	FUITO <s d="">{cond} Fd, Sm</s>	×	Fd := convertUltoF(Sm)	
	Signed integer to float	FSITO <s d="">{cond} Fd, Sm</s>	×	Fd := convertStoF(Sm)	
	Float to unsigned integer	FTOUI {Z} <s d=""> {cond} Sd, Fm</s>	IO, IX	Sd := convertFtoUI(Fn)	
	Float to signed integer	FTOSI{Z} <s d="">(cond) Sd, Fm</s>	IO, IX	Sd := convertFtoSI(Fm)	
Save VFP registers		FST <s d="">{cond} Fd, [Rn{, #<immed>}]</immed></s>		[address] := Fd. Immediate range 0-1020, multiple of 4.	1020, multiple of 4.
	Multiple, unindexed	FSTMIA <s d="" x="">{cond} Rn, <vfpregs></vfpregs></s>		Saves list of VFP registers, starting at address in Rn.	it address in Rn.
	increment after	FSTMIA <s d="" x="">{cond} Rn!, <vfpregs></vfpregs></s>		synonym: FSTMEA (empty ascending)	nding)
	decrement before	FSTMDB <s d="" x="">{cond} Rn!, <vfpregs></vfpregs></s>		synonym: FSTMFD (full descending)	ding)
Load VFP registers		FLD <s d="">{cond} Fd, [Rn{, #<immed>}]</immed></s>		Fd := [address]. Immediate range 0-1020, multiple of 4.	020, multiple of 4.
	Multiple, unindexed	FLDMIA <s d="" x="">{cond} Rn, <vfpregs></vfpregs></s>		Loads list of VFP registers, starting at address in Rn.	at address in Rn.
	increment after	FLDMIA <s d="" x="">{cond} Rn!, <vfpregs></vfpregs></s>		synonym: FLDMFD (full descending)	ding)
	decrement before	FLDMDB <s d="" x="">{cond} Rn!, <vfpregs></vfpregs></s>		synonym: FLDMEA (empty ascending)	ending)
Transfer registers	ARM to single	FMSR(cond) Sn, Rd		Sn := Rd	
	Single to ARM	FMRS{cond} Rd, Sn		Rd := Sn	
	Two ARM to two singles	FMSRR{cond} {Sn,Sm}, Rd, Rn		Sn := Rd, Sm := Rn	Architecture VFPv2 only
	Two singles to two ARM	FMRRS (cond) Rd, Rn, {Sn, Sm}		Rd := Sn, Rn := Sm	Architecture VFPv2 only
	Two ARM to double	FMDRR (cond) Dn, Rd, Rn		Dn[31:0] := Rd, Dn[63:32] := Rn	Architecture VFPv2 only
	Double to two ARM	FMRRD{cond} Rd, Rn, Dn		Rd := Dn[31:0], Rn := Dn[63:32]	Architecture VFPv2 only
	ARM to lower half of double	FMDLR{cond} Dn, Rd		Dn[31:0] := Rd	Use with FMDHR.
	Lower half of double to ARM	FMRDL{cond} Rd, Dn		Rd := Dn[31:0]	Use with FMRDH.
	ARM to upper half of double	FMDHR{cond} Dn, Rd		Dn[63:32] := Rd	Use with FMDLR.
	Upper half of double to ARM	FMRDH(cond) Rd, Dn		Rd := Dn[63:32]	Use with FMRDL.
	ARM to VFP system register	FMXR(cond) <vfpsysreg>, Rd</vfpsysreg>		VFPsysreg := Rd	Stalls ARM until all VFP ops complete.
	VFP system register to ARM	FMRX{cond} Rd, <vfpsysreg></vfpsysreg>		Rd := VFPsysreg	Stalls ARM until all VFP ops complete.
	FPSCR flags to CPSR	FMSTAT{cond}		CPSR flags := FPSCR flags	Equivalent to FMRX R15, FPSCR

### www.arm.com

## Vector Floating Point Instruction Set **Quick Reference Card**

FPSC	R form	at					Rour	nding	(Stride	(Stride - 1)*3	Ve	/ector length - 1	5th - 1		_	Except	Exception trap of	enable bits	its			Įō	Cumulative except	e exce	tion bits	
31	30	53	28	_		24	23	22	21	20	18	17	<u> </u>		12	=	9	6	8		L	4	5	2	-	c
z	2	၁	>		_	FZ	R.M	ODE	STR	STRIDE		LEN	_		IXE	H	IXE UFE OFE DZE 10E	DZE	IOE			2XI	UFC	OFC	IXC UFC OFC DZC 10C	202
FZ: 1	= Aush	to zero	mode.		Ro	unding:	: 0 = rou	nd to ne:	arest, 1 =	towards	+9 2 = te	wards -	-43=	nd to nearest, $1 = \text{towards} + 9 = 2 = \text{towards} - 9 = 10 \text{wards zero}$ .	Ω.		(Vector length * Stride) must not exceed 4 for double precision operands.	ength *	Stride)	must no	ot exceed	14 for d	ouble pr	ecision	operand	<u> </u>

1693
If Fd is S8-S31 or D4-D15, and Fm is S0-S7 or D0-D3, operation is Mixed (Fm scalar, others vector).

Condition Field	p	
Mnemonic	Description (Thumb)	Description (VFP)
Č3	Equal	Equal
NE	Not equal	Not equal, or unordered
CS / HS	Carry Set / Unsigned higher or same	Greater than or equal, or unordered
CC / TO	Carry Clear / Unsigned lower	Less than
M	Negative	Less than
PL	Positive or zero	Greater than or equal, or unordered
ΛS	Overflow	Unordered (at least one NaN operand)
۸C	No overflow	Not unordered
IH	Unsigned higher	Greater than, or unordered
ĽS	Unsigned lower or same	Less than or equal
ЭĐ	Signed greater than or equal	Greater than or equal
LT	Signed less than	Less than, or unordered
GT	Signed greater than	Greater than
E I	Signed less than or equal	Less than or equal, or unordered
AL	Do not use in Thumb	Always (normally omitted)

Exce	Exceptions
01	Invalid operation
OF	Overflow
UF	Underflow
ΧI	Inexact result
DZ	Division by zero

### **Proprietary Notice**

Words and logos marked with  $^{\otimes}$  or  $^{13}$  are registered trademarks or trademarks owned by ARM Limited. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

# **Document Number**

ARM QRC 0001H

### Change Log

Change First Release Second Release Third Release Fourth Release Fifth Release Sixth Release Seventh Release	
BUH BUH CKS CKS CKS CKS CKS	
Date June 1995 Sept 1996 Nov 1998 Oct 1999 Oct 2000 Sept 2001 Jun 2003 Oct 2003	
Issue B B B B C C C C C C C C C C C C C C C C	